In this work we investigate the effects of transistor scaling and geometry on radiation hardness. The totaldose response is shown to depend strongly on transistor channel length. Specifically, transistors with shorter gate lengths tend to show more negative threshold-voltage shifts during irradiation than transistors with longer gate lengths. Similarly, transistors with longer gate lengths tend to show more positive threshold-voltage shifts during postirradiation annealing than transistors with shorter gate lengths. These differences in radiation response, caused by differences in transistor size and geometry, will be important to factor into test-structureto-IC correlations necessary to support cost-effective Qualified Manufacturers List (QML) hardness assurance. Transistors with minimum gate length (more negative AVJ will have a larger effect on "standby" power supply current for an IC at high dose rates, such as in a weapon environment, where worst-case response is associated with negative threshold-voltage shifts during irradiation. On the other hand, transistors with maximum gate length (more positive AV,h) will have a larger effect on the timing parameters of an IC at low dose rates, such as in a space environment, where worst-case response is represented by positive threshold-voltage shifts after postirradiation anneal. The channel size and geometry effects we observe cannot be predicted from simple scaling models, but occur because of real differences in oxide-, interface-, and border-trap charge densities among devices of different sizes.
I. INTRODUCTION
In the Qualified Manufacturers List (QML) approach to radiation hardness assurance, the radiation hardness of devices built on a given production line is assured by the proper control of the IC manufacturing sequence from design through assembly. To achieve this control in a cost-effective way, the QML methodology must depend on the ability to relate test-structure data to integrated circuit (IC) performance, thereby reducing the requirements on end-of-line testing [ 1, 2] . To verify this correlation, the response of these test structures to various threats and stresses must be compared with the response of ICs fabricated on the same line. In addition, test Structures in a given technology must be designed to account for varying radiation threats (total-dose, transient, etc.) and failure modes [1, 2] . These test structures can be capacitors, transistors, or macrocells (e.g., l k SRAMs, random logic, buffers, etc.). To date, the most widely used is the transistor.
It is well known that radiation-induced thresholdvoltage shifts in n-and p-channel transistors directly affect the radiation response of integrated circuits. IC leakage current and timing parameters can be correlated with measurements of transistor threshold-voltage shifts and drain-to-source currents at zero gate voltage [3, 4] . However, effects which cause variations in transistor response (e.g., processing) may result in invalid predictions of IC leakage currents and timing values. Previous work has shown that differences in size and geometry (channel length and width) can affect the radiation-induced response of transistors [5-1 11, although there is no consensus among these studies on the magnitude of the effects. Some studies even find no geometry effects among devices studied. Moreover, no study has explored the hardness assurance issues associated with these effects.
In this paper, we investigate the effects of transistor scaling on MOS radiation response and explore their role in test-structure-to-IC correlation and hardnessassurance issues. Transistors with gate lengths from 1.2 to 50 p were examined, and their results are compared with previous work in the literature. The results are used to determine how transistor size and geometry may affect IC response in high-dose-rate (e.g., weapon) and lowdose-rate (e.g., space) environments.
EXPERIMENTAL DETAILS n ?
of a hardened SNOS technology (Process A) and from a radiation-hardened CMOS technology (Process B). For both technologies, the gate oxide thickness was 25 tun.
Irradiations were performed on unlidded devices using 10-keV x rays at room temperature. After irradiation, some transistors were subjected to room temperature and elevated temperature anneals. The gateto-source bias during all irradiation and anneals was 5 V unless otherwise noted. Radiation-induced thresholdvoltage shifts, AV,, as well as shifts due to oxide-and interface-trap charge, AV, and AVit, were estimated from transistor current-voltage measurements at room temperature using the midgap charge-separation technique [ 121. The n-and p-channel transistor threshold voltages were extrapolated from linear least-squares fits to the square-root of the drain-to-source current (IDS) versus gate-to-source voltage (V,,) curves in the saturation region for V, , = 6 V [ 131. Values of I,, were measured at 20 mV intervals of Vcs. The drain-tosource current range used for extrapolation was selected from the linear portion of the square-root of the I, , versus Vcs curve. The extrapolation range was scaled according to the transistor size. For example, current ranges of +3-15 p4 and +125-625 pA were used for the 50x50 pm and 50x1.2 pm transistors, respectively. In addition, charge pumping was used to estimate the radiation-induced density of interface traps, ADit [ 141.
For some n-channel transistors, llf noise measurements were made for comparison with device radiation response. The noise measurements were made in the linear region of device operation using bandwidths of 50 and 200 Hz. To account for changes in threshold voltage and channel resistance throughout the irradiations and anneals, the gate-to-threshold voltage difference was held at 1 V, and the drain bias was kept at a constant 200 mV for all noise measurements. The system used for the llf noise measurements is described elsewhere m i .
EXPERIMENTAL RESULTS
We first examine the radiation-induced thresholdvoltage shifts of n-channel transistors from process A with (as drawn) channel lengths of 50, 5, 2, and 1.2 pn and widths of 50 pm. Preirradiation threshold-voltage differences in the transistors were small, indicating no significant short channel effects in these devices. The preirradiation threshold voltage varied from 1.00 f 0.01 V for the 50-pm channel length transistors to 0.94 + 0.01 V for the 1 . 2 -p channel length transistors.
-"." Similar to the results for process A, process B transistors also showed that radiation-induced thresholdvoltage shifts are affected by channel length. Figure 2 is a plot of threshold-voltage shift versus channel length for process A transistors discussed above and for process B transistors irradiated to 5 Mrad(Si0Js at a dose rate of 3300 rad(SiO,)/s. The gate widths of process A and process B transistors were 50 and 10 pm, respectively. For both processes, the same qualitative change in threshold-voltage shift with channel length is observed. (Note that the different magnitudes in threshold-voltage shifts are mostly due to process differences in the two technologies.) The threshold-voltage shift becomes more negative as the channel length decreases. The difference in threshold-voltage shift for channel lengths from 50 to The drain-to-source leakage current of n-channel transistors in the "off' mode (VGs = 0 V) has been shown to be an important parameter to estimate the increase in "standby" power supply leakage current (I",) in ICs . During irradiation, it can be seen from Fig. 3 that the leakage current of n-channel transistors increases more rapidly as the channel length of the transistors decreases. This is consistent with the more negative shift in threshold voltage observed as the channel length is decreased (Fig. 1 ). We can gain insight into the cause of the variation of threshold-voltage with channel length shown in Figs. 1 and 2 by examining the oxide-and interface-trap charge buildup in these devices. Figure 4 is a plot of the radiation-induced threshold-vol tage shifts due to interface-trap and oxide-trap charge, AVic and AVot, for the n-channel transistor data of Fig. 1 . As shown in Fig.  4 , AVi, has a sublinear buildup with dose, increasing to -1.3 V at 1 Mrad(SiO,), and appears to be relatively independent of transistor channel length, although there is a small increase in AVit as the channel length is decreased (the difference between the 1.2-and 5 0 -p channel-length transistors is approximately 0.2 V). These results differ from previous work [ 1 I] that showed AVit to depend strongly on channel length, with AVi, increasing with decreasing channel length. Possible reasons for these differences are discussed below. In contrast, Fig. 4 shows for these devices that the buildup of oxide-trap charge depends more strongly on transistor channel length, with the amount of oxide-trap charge increasing with decreasing channel length. 50-pm and 1.2-pn channel lengths, respectively. Thus, the variations in threshold-voltage shift with channel length observed in Fig. 1 appear to be due to enhanced oxide trapping for the shorter channel length transistors.
Thus far, we have shown that throughout irradiation the increasing threshold-voltage shifts with decreasing channel length observed for n-channel transistors from process A and B correlate well with increased oxide-trap charge with decreasing channel length. However, it is also important to determine if the channel-length dependence changes during either a room temperature or elevated temperature anneals. Figure 5 is a plot of threshold-voltage shift versus irradiation and anneal for n-channel transistors fabricated using process A with (as drawn) channel lengths of 1.2 and 50 pn. The transistors were irradiated in steps to 500 krad(Si0J at a dose rate of 158 rad(SiOJ/s (this corresponds to a time of 3158 s in the figure) . From 3158 to 6.9~104 s, the transistors were annealed at room temperature, and from 6.9~104 to 7 . 2~1 0~ s the transistors were annealed at 100°C. The gate-to-source bias during irradiation and anneal was 5 V. As shown in the figure, as the transistors were irradiated, the threshold-voltage shift for the transistors with 1.2-pm channel lengths decreases to -0.19 V and for the 50-pn channel-length transistors increases to 0.11 V. (Note that the shift in threshold voltage in these transistors is larger at 500 krad(Si0,) than those shown in Fig. 1 . This is because the samples were taken from a different fabrication lot. The trends in these data, however, are consistent with the data of Fig. 6 , we plot the oxide-trap charge shifts for the transistors of Fig. 5 . Note that during irradiation and during the positively biased anneals at 28 and 100°C, identical trends in the data (to that of the threshold voltage shifts) are observed. This good correlation between threshold-voltage shifts and oxide-trap charge neutralization during positively biased anneals provides additional support to our conclusion that the variations in threshold-voltage shift with channel length appear to be due to differences in oxide trapping.
Previous work [15, has shown good correlation between oxide-trap charge buildup and llf noise. Thus, if the cause of the channel-length effect discussed above is due in part to variations in oxide-trap charge buildup with channel length, we expect to see changes in llfnoise with channel length. Figure 7 is a comparison of the concentration of radiation-induced oxide-trap charge buildup and the normalized areal noise power. By definition, the normalized noise power, K, is independent of gate bias, drain bias, and frequency [ 151. In the absence of radiation-induced charge, we can eliminate the dependence of K on area by multiplying the normalized noise power by the area, A, of the device. (Note that llfnoise is inversely proportional to the area, as confirmed by our preirradiation noise measurements.) The preirradiation normalized areal noise power was 1.6~1.0~10-'~ V2cmZ for all devices examined. In addition, the noise magnitude remained proportional to fa, where a = 0.98 A 0.1 1 for all n-channel transistors, throughout the irradiations and anneals. The data in Fig.  7 were taken by irradiating transistors in three steps to 1 Mrad(Si0,) at 158 rad(SiO,)/s. Following irradiation, transistors were annealed for 115 and 180 hours at 28 and 100°C, respectively. During irradiation we see an increase in both the oxide-trap charge and normalized areal noise power for all channel lengths in during the anneals we see a decrease. During the anneals, the interface-trap buildup, not shown here, remained relatively constant in these transistors. In addition, the areal normalized llfnoise increases with decreasing channel length throughout irradiation, similar to the oxide-trap charge buildup shown in Fig. 4 and 6. These 1/$ noise measurements therefore support the idea that there is enhanced oxide-trap charge buildup in these transistors as the channel length is decreased.
Unlike n-channel transistors, p-channel transistors fabricated using process A showed only a very slight channel-length dependence. Figure 8 is a plot of AVh versus dose for process A p-channel transistors on the same chips as the n-channel devices of Fig. 1 . The irradiation conditions and transistor sizes examined were identical to the n-channel transistors discussed above (Fig. 1) . The preirradiation threshold voltage for these transistors was -0. B did exhibit a significant channel-length dependence. Figure 9 is a plot of AV, for p-channel transistors fabricated using process A irradiated to 1 Mrad(Si0,) and process B irradiated to 5 Mrad(Si0J. Note that process B transistors exhibit a channel-length dependence similar to that observed for n-channel transistors from both processes A and B, whereas process A p-channel transistors exhibit only a slight channel-length dependence as discussed above. The trends in the data for the p-channel transistors in Fig. 9 are similar to the results reported in Refs.
[8] and [9] in that the thresholdvoltage shifted more negatively as the channel length was decreased. However, the results differ from those presented by Scarpulla et al. [ Finally, we conclude this section with a discussion of charge-pumping data taken on the process A transistors in Fig. 1. Figure 10 is a plot of the density of interface traps, ADit. from 1 -MHz charge-pumping measurements as a function of total dose. In contrast to the AVit data (determined from the midgap method) shown in Fig. 4 , the density of interface traps increases more rapidly with dose as the channel length is increased. At 1 Mrad(SiO,), ADi, for the 50-pm channellength transistor has increased to 1 . 9~1 0 '~ traps/(cm2-eV), while hD, for the 1.2-pm channel-length transistors has only increased to 1 . 1~1 0 '~ traps/(cm2-eV). These charge pumping results are consistent with the trends in interface-trap buildup (measured using the midgap method) reported in Ref.
[ 113 where a channel-length dependence in AV, was also observed for n-channel transistors. However, the different dependences on interface traps seen in Figs. 4 and 10 may indicate that there are differences in the number of near-interfacial traps, i.e., border traps [20-231, and interface traps in the different si zed transistors, with 1 arger border -trap densities and lower interface-trap densities in the smaller channel-length devices. Border traps are near-interfacial oxide traps which can exchange charge with the silicon on the time frame of the measurements [23] . Thus, even though they are spatially located in the oxide, the border traps may be too slow to show up during the 1-MHz charge-pumping measurements [22] , but may exchange charge with the Si during the much slower I-V measurements from which midgap AVit estimates are obtained.
The border traps would thus be indistinguishable in midgap measurements from interface traps [22] . So, it is possible that "extra" border traps in our smaller geometry transistors may compensate for their smaller interface-trap densities, leading to little change in AVi, values estimated via the midgap technique during irradiation (see Fig. 4) . Thus, differences in oxide-and border-trap densities in our devices and those of Scarpulla et al. [ 111 may explain the differences in the observed response. However, we can not rule out that the difference may be caused by other effects, e.g., edge effects [24] . In any case, the results presented here indicate that charge pumping results may not always be equivalent to midgap results, but one must remember that it is the transistor I-V characteristics that are most relevant to test-structure-to-IC correlation [2-41, which is why we have concentrated on the midgap results here.
IV. DISCUSSION
Previous studies of changes in radiation response associated with changes in channel length have shown more negative threshold-voltage shifts, AVh, after irradiation as transistor channel lengths are decreased [8, 9] . To explain this dependence, Schrankler et al. [SI developed a simple "charge-sharing" model which suggested that changes in threshold-voltage shifts in short-channel transistors could be predicted from changes in threshold-voltage shifts in long-channel transistors by applying a single scaling factor which depends solely on device geometry and doping. However, it is difficult to explain our results for the n-channel transistors in Fig. 1 in the context of this model. For example, we see a negative shift in the lhreshold voltage for the 1.2-pm channel-length transistors and a positive shift in the threshold voltage for the 50-pn channel-length transistors. Thus, the values of AV,,, for short-channel transistors cannot generally be predicted solely from the scaling arguments presented in Ref.
[SI. Our results indicate that there are fundamental differences in trappedcharge densities in the devices examined here, and these differences must be accounted for to accurately predict changes in threshold-voltage shifts in short-channel transistors from threshold-vol tage shifts in long-channel transistors.
Whatever the mechanisms for the channel-length dependencies observed here or elsewhere [5-111, we can make several comments on the implications of channellength dependence for hardness assurance testing and test-structure-to-IC correlation. Note that it is the shift in threshold voltage of the n-and p-channel transistors and "off" bias n-channel leakage current that affects the performance of the IC. This shift may result from differences in transistor response with channel size and geometry caused by oxide-, interface-, or border-trap charge. The results of Fig. 1 illustrate a general trend that we have observed for several technologies, and is consistent with previous work reported in the literature [8,9,11]. Specifically, n-channel transistors with shorter gate lengths tend to show more negative thresholdvoltage shifts during irradiation than devices with longer gate lengths. Similarly, threshold-voltage shifts for the longer-gate transistors are more positive during postirradiation annealing than for shorter-gate transistors. Because ICs can be designed with varying channel lengths to optimize circuit design and layout, transistors with minimum gate length (more negative AV& will have a larger effect on "standby" power supply current for an IC at high dose rates, e.g., in a weapon environment where worst-case response is associated with negative threshold-voltage shifts [25, 26] . On the other hand, transistors with maximum gate length (more positive AVh) will have a larger effect on the timing parameters of an IC at low dose rates, e.g., in a space environment where worst-case response is represented by positive threshold-voltage shifts [25, 26] . Note that this sensitivity to channel length may imply that different critical paths could be required for benchmark IC testing for high-dose-rate environments versus low-dose-rate environments. Moreover, these differences in radiation response caused by differences in transistor size and geometry will be important to factor into the teststructure-to-IC correlations necessary to support costeffective QML hardness assurance.
V. SUMMARY
We have shown that radiation-induced thresholdvoltage shifts are strongly affected by the channel length of the transistor. Differences observed here can be explained in terms of increased oxide-trap charge buildup as the channel length is decreased. Based on the results presented in this paper and those shown elsewhere in the literature [5-111, the transistor scaling and geometry effects must be considered if transistors are to be used to accurately predict IC response in a radiation environment. We conclude that transistor size and geometry effects on MOS radiation response can play an important role in developing optimized hardness assurance tests, especially for QML methodology.
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